## HIGH SPEED LATCH COMPARATORS

## ABSTRACT OF THE DISCLOSURE

In a latch circuit having a bistable pair of cross connected transistors of a first polarity and a third transistor of a second polarity, a current signal greater than a bias current is received at a latch circuit port, amplified with the third transistor, and applied to the latch circuit port. This decreases the time in which the latch circuit port receiving the current signal greater than the bias current reaches a steady state voltage.

::ODMA\MHODMA\SKGF\_DC1;169712;1